Vendor: Cadence Design Systems, Inc. Category: Multi-Protocol PHY

28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm

Optimized for power and area, our line-up of SerDes PHYs, delivering maximum performance and flexibility.

PHY Samsung 14nm In Production View all specifications

Overview

Optimized for power and area, our line-up of SerDes PHYs, delivering maximum performance and flexibility.

The 28 Gbps Multi-Protocol SerDes (MPS) PHYs are comprehensive IP solutions that deliver enterprise-class performance across the challenging signaling environments typical of networking and server systems. With high performance and multi-protocol compatibility, the PHYs support data rates from 1.25Gbps to 28.1Gbps across copper and backplane channels with more than 30dB channel insertion loss in a wide range of industry-standard interconnect protocols. They feature application-specific optimization enabled by an efficient and scalable architecture with adaptive and programmable receive equalization, and support for transmit FIR adaptation. The 28G MPS are designed with a system-oriented approach, taking the interface, interconnect and channel into account when optimizing performance and features to maximize flexibility in today's most challenging system environments and applications. This makes the PHYs ideal for many long-reach, copper and backplane enterprise environments.

Key features

  • Optimized for low-power operation and north/south die-edge placement
  • Duplex Lane configurations of x4 and x1
  • Adaptive receive equalizer with programmable settings providing up to 12dB of CTLE and 8-tap DFE support
  • An LC-PLL provides a wide range of operating frequencies
  • Embedded microcontroller for improved system configuration loads
  • Wide range programmable multipliers for reference clock multiplication
  • PHY is spec compliant across a wide operating junction temperature range (-20 °C to 125 °C). PLLs, bias circuits, and data path are functional between -40 °C to -20 °C
  • Built-in Self Test (BIST) support
  • Built-in PRBS15/31 and custom pattern generation and checking for standalone testing

What’s Included?

  • PMA Hard Macro
  • Datasheet
  • SoC integration guide
  • Optional design integration and bring-up support services

Silicon Options

Foundry Node Process Maturity
Samsung 14nm 14nm 140 nm In Production

Specifications

Identity

Part Number
28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Controller / PHY
PHY

Provider

Learn more about Multi-Protocol PHY IP core

How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10

SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.

Frequently asked questions about Multi-Protocol PHY IP cores

What is 28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm?

28G LR Multi-Protocol SerDes (MPS) PHY - Samsung 14nm is a Multi-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub. It is listed with support for samsung In Production.

How should engineers evaluate this Multi-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP