Bridging the MACsec Gap: Add Line-Rate Security Without Redesigning Your Ethernet Subsystem
Now place a MACsec engine between an existing MAC and PHY with new xMII bridges; handle key management with new MKA stack and drivers
Vendor:
Flowgic Inc.
Category:
Ethernet
10 Gb/s Ethernet MAC
XMAC core from Flowgic Inc.
Overview
XMAC core from Flowgic Inc. is a full-duplex, 10-Gigabit Ethernet Media Access Controller(MAC) IP designed to meet IEEE 802.3ae-2000 specification. XMAC is an efficient, flexible and robust implementation of the MAC and RS layers.
Flowgic offers free download of XMAC core.
Flowgic offers free download of XMAC core.
Key features
- In-band START(/S/) and TERMINATE(/T/) control character insertion
- Preamble/Start-of-Frame Delimiter Insertion
- Option to replace MACD, MACS, ETHERTYPE and VLAN/PRI fields in the transmitted frame with values from registers
- Frame Check Sequence(FCS) computation/insertion and extraction/checking
- Frame Transmit Error Propagation
- Frame delineation using control characters, preamble/SFD in the ingress direction
- Handling different kinds of errors and recovery
- Inter Frame Gap(IFG) that meets Deficit Idle Count rules
- Insertion of additional IDLEs to meet WAN-PHY rate limit
- Reconciliation sub-layer(RS) implementation including Local Fault/Remote Fault handling
- Simple System-side interface
- SDR line-side interface or option to use DDR XGMII interface
- MDIO STA for management of PHYs
- Generic CPU interface for access to Control and Status registers
- Flow-control handling in both transmit and receive directions
- Comprehensive statistics vectors and optional statistics counter block
Block Diagram
XMAC block diagram
Benefits
- Low Gate Count
- Flexible Design
- Designed for Reuse & Testability
- Proven Design Methodology
- Customization Options
What’s Included?
- Functional Specification
- RTL Database
- Functional Verification Environment
- Synthesis Scripts
- Timing Report
- User Guide
Specifications
Identity
Part Number
XMAC
Vendor
Flowgic Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
Humanoid robots are moving from research demos toward real products, and the network inside them is becoming the hard problem. Single Pair Ethernet and Time-Sensitive Networking are emerging as the answer, and CAST already builds the IP cores that make it deterministic.
SerDes, Ethernet and the silicon that connects them: Why SerDes for high-bandwidth sensors?
The evolution to centralized vehicle computing is driving new connectivity requirements. Discover how SerDes supports high-speed sensor data streaming while reducing system complexity.
Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Building on its High-Speed Ethernet controller IP family, Cadence provides ESUN-ready controller IP for next-generation AI scale-up networking.
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Frequently asked questions about Ethernet IP cores
What is 10 Gb/s Ethernet MAC?
10 Gb/s Ethernet MAC is a Ethernet IP core from Flowgic Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.