This IP is a programmable Analog PLL suitable for high speed clock generation.
- SMIC
- 65nm
- LL
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
This IP is a programmable Analog PLL suitable for high speed clock generation.
SMIC 65nm 2.5/1.2V 32768Hz Crystal Oscillator
This is a 32768Hz crystal oscillator specifically designed for ultra-low power application.
SMIC 65nm LL 12-Bit 8-Input 1M/200k SAR ADC
This analog-to-digital converter uses Successive Approximation Register (SAR) architecture to achieve 12-bit resolution.
SMIC 0.13µm 5v-3.3v Power Regulator
This IP is a Low-Dropout (LDO) 5V to 3.3V power regulator in SMIC 0.13μm 3.3V/1.2V Logic process.
This IP is a programmable Analog PLL suitable for high speed clock generation.
SATA Host Controller on Spartan 6 LXT FPGA
The LDS SATA HOST SP6 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Spartan 6 FPGA.
FireCorerepresents the world’s only fully self-contained yet flexible IEEE1394 bus interface solution suite.
PLBv46 Endpoint Bridge for PCI Express
The PLBv46 Endpoint is an interface between the Processor Local Bus (PLB) and the PCI Express (PCIe®) silicon hard core.
The 3GPP LTE Turbo Encoder implements the turbo convolutional encoding scheme defined in the 3GPP LTE specifications.
The 3GPP LTE RACH Detector offers a flexible and optimized implementation of the RACH detection function required for 3GPP-LTE ba…
3GPP LTE Fast Fourier Transform (LTE-FFT)
The LTE FFT LogiCORE™ IP provides support for all transform point sizes defined by the 3GPP-LTE specifications, including the 153…
ChipScope Integrated Bit Error Ratio Test (IBERT) for Virtex-5 GTP
The ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex-5 GTP is a customizable core that can be used to eva…
ChipScope Pro IBERT for Virtex-5 FPGA GTX Transceivers
The ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-5 FPGA GTX transceivers is a customizable core that…
ChipScope Pro IBERT for Virtex-6 FPGA GTX Transceivers
The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-6 FPGA GTX transceivers can be used to ev…
ChipScope Pro IBERT for Spartan-6 GTP Transceivers
The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for the Spartan®-6 GTP transceiver is a customizable …
The Xilinx DisplayPort® solutions include DisplayPort LogiCORE™ and DisplayPort TX and RX subsystems.
Peak Cancellation Crest Factor Reduction (PC-CFR)
Xilinx provides a CFR solution for common wireless standards that is low cost, flexible, low power and solves your time to market…
Xilinx provides a DUC/DDC solution for LTE, TD-SCDMA and WCDMA that is low cost, low power and solves your time to market needs.
The Xilinx LogiCORE™ DSP48 Macro provides an easy-to-use interface that abstracts the DSP48 slice and simplifies its dynamic oper…
Xilinx provides a Video DMA core for high performance DMA memory access in video processing systems.