Vendor: Xilinx, Inc. Category: Test / Debug

ChipScope Pro IBERT for Virtex-6 FPGA GTX Transceivers

The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-6 FPGA GTX transceivers can be used to ev…

Overview

The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-6 FPGA GTX transceivers can be used to evaluate and monitor GTX transceivers. The design includes pattern generators and checkers implemented in FPGA logic, and access to the ports and dynamic reconfiguration port (DRP) attributes of the GTX transceivers. Communication logic is also included to allow the design to be run-time accessible through JTAG. The IBERT core is a self-contained design. When generated, it will run through the entire implementation flow, including bit stream generation.

Key features

  • Provides a communication path between the ChipScope Pro Analyzer software and the IBERT core
  • Contains a user-selectable number of Virtex-6 GTX Transceivers
  • Transceiver can be customized for the desired line rate, reference clock rate, reference clock source, and data path width
  • Requires a system clock that can be sourced from a pin or one of the enabled GTX transceivers

Specifications

Identity

Part Number
ChipScope Pro IBERT for Virtex-6 FPGA GTX Transceivers
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Test / Debug IP core

Resilience in Space: Designing Radiation-Tolerant Systems

Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.

Frequently asked questions about SerDes Test / Debug IP cores

What is ChipScope Pro IBERT for Virtex-6 FPGA GTX Transceivers?

ChipScope Pro IBERT for Virtex-6 FPGA GTX Transceivers is a Test / Debug IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP