Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Xilinx, Inc.
Category:
Filters Transforms
Peak Cancellation Crest Factor Reduction (PC-CFR)
Xilinx provides a CFR solution for common wireless standards that is low cost, flexible, low power and solves your time to market…
Overview
Xilinx provides a CFR solution for common wireless standards that is low cost, flexible, low power and solves your time to market needs.
Crest Factor Reduction (CFR) is one of the most fundamental building blocks in wireless communication systems today. CFR is used to reduce the dynamic range of a transmitted signal so that amplifiers being used to transmit that signal can be run with less back off. In a typical commercial wireless system, this would be used in combination with Digital Up Conversion (DUC) and Digital Pre-Distortion (DPD). There are many different algorithms for CFR, from Peak Windowing (PW) and Noise Shaping (NS) to this method of Peak Cancellation (PC), which gives rise to the product name PC-CFR. This method is much more flexible than other methods, while being higher performance resulting in greater Peak to Average Ratio (PAR) reduction and yet extremely small and cost effective in its implementation.
The PC-CFR core reduces implementation time by providing a high performance CFR solution to customers as a parameterizable core, rather than one that needs design by hand to potentially meet a multitude of different wireless standards and performance criteria.
PC-CFR supports the following air interface standards:
* LTE/LTE-Advanced
* TD-SCDMA
* WCDMA
* WiMAX
* CDMA2000
* MC-GSM (including frequency hopping)
Crest Factor Reduction (CFR) is one of the most fundamental building blocks in wireless communication systems today. CFR is used to reduce the dynamic range of a transmitted signal so that amplifiers being used to transmit that signal can be run with less back off. In a typical commercial wireless system, this would be used in combination with Digital Up Conversion (DUC) and Digital Pre-Distortion (DPD). There are many different algorithms for CFR, from Peak Windowing (PW) and Noise Shaping (NS) to this method of Peak Cancellation (PC), which gives rise to the product name PC-CFR. This method is much more flexible than other methods, while being higher performance resulting in greater Peak to Average Ratio (PAR) reduction and yet extremely small and cost effective in its implementation.
The PC-CFR core reduces implementation time by providing a high performance CFR solution to customers as a parameterizable core, rather than one that needs design by hand to potentially meet a multitude of different wireless standards and performance criteria.
PC-CFR supports the following air interface standards:
* LTE/LTE-Advanced
* TD-SCDMA
* WCDMA
* WiMAX
* CDMA2000
* MC-GSM (including frequency hopping)
Key features
- LTE/LTE-Advanced
- TD-SCDMA
- WCDMA
- WiMAX
- CDMA2000
- MC-GSM (including frequency hopping)
Specifications
Identity
Part Number
EF-DI-PC-CFR-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Peak Cancellation Crest Factor Reduction (PC-CFR)?
Peak Cancellation Crest Factor Reduction (PC-CFR) is a Filters Transforms IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.