Vendor: Xilinx, Inc. Category: Displayport

LogiCORE DisplayPort

The Xilinx DisplayPort® solutions include DisplayPort LogiCORE™ and DisplayPort TX and RX subsystems.

Contact Provider Request Datasheet

Overview

The Xilinx DisplayPort® solutions include DisplayPort LogiCORE™ and DisplayPort TX and RX subsystems. These solutions help users implement DisplayPort video interface as defined by VESA DisplayPort v1.2  specification. DisplayPort is a high-speed serial interface standard supported by industry leaders in consumer electronics HDTV, PC laptop and PC monitors. This protocol is considered a successor to VGA and DVI standards with support for video resolutions greater than (>4Kx2K) video and adds audio.

DisplayPort LogiCORE IP supports UltraScale™ and 7-Series Xilinx FPGAs.

To help users in creating video solutions with DisplayPort interfaces, Xilinx offers prepackaged subsystems for DisplayPort transmit and DisplayPort receive. These subsystems integrate commonly used functions with video interfaces such as video timing generation, AXI bridges and optional HDCP function with DisplayPort LogiCORE and work out of the box.

Xilinx plans to obsolete the standalone DisplayPort LogiCORE in Vivado release 2017.2 and hence users are strongly recommended to use DisplayPort Subsystems for all new designs.

Key features

  • Subsystem offerings for out of the box use
  • Source (Tx ) and Sink (Rx) controllers perform encoding/decoding
  • SST and MST support
  • One, two or four pixel-wide main link for up to 4096x2048 monitor resolution, Quad pixel allows user to get up to 600 Mhz Video Pixel clock
  • Enhanced Color formats for luminance only mode & gray scale video users
  • Parameterized Bits Per Color
  • Auto lane rate and width negotiation (1.6 or 2.7 or 5.4 Gbps; 1, 2 or 4 lanes)
  • HD video and optional de/interlace of secondary audio support up to 8-channel
  • 8b/10b encoding and scrambling to reduce EMI
  • DisplayPort Source and sink Reference Designs
  • Sink and Source SW drivers implementing
    • Link and Stream policy makers
    • topology discovery and management
    • Payload management and virtual channel mapping
    • EDID parsing and DPCD
  •     Optional HDCP support

Specifications

Identity

Part Number
EF-DI-DISPLAYPORT-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Displayport IP core

VESA Adaptive-Sync V2 Operation in DisplayPort VIP

In a computer system, both the GPU as well as the monitor have a certain rate at which they render or update an image, respectively. The rate is nothing but the frequency at which the image is refreshed (updated in the image it shows/displays), usually expressed in hertz, and can vary based on the content displayed on the screen.

DisplayPort 2025: Navigating the Next Wave of Display Innovation

This article breaks down the latest DisplayPort trends, the key technological shifts driving the protocol forward, and the strategic challenges implementers need to navigate — especially as DisplayPort IP finds its way into increasingly safety-critical domains.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about DisplayPort IP cores

What is LogiCORE DisplayPort?

LogiCORE DisplayPort is a Displayport IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Displayport?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Displayport IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP