Overview
Xilinx provides a DUC/DDC solution for LTE, TD-SCDMA and WCDMA that is low cost, low power and solves your time to market needs.
The Digital Up Converter (DUC) and Digital Down Converter (DDC) are two of the most fundamental building blocks in wireless communication systems. Although the algorithms are relatively simple, the number of system variations can be immense and a large time burden for hardware engineers today, especially when considering the rapid proliferation of new air interface standards and radio architecture requirements. The DUC/DDC Compiler reduces implementation time by having prior knowledge of the most efficient implementation for a given set of requirements, before the implementation has been done. This not only results in a very efficient design, but a huge productivity increase over designing one by hand.
The DUC/DDC Compiler supports the following air interface standards:
* LTE
* TD-SCDMA
* WCDMA
Furthermore, high clock rates are achieved to ensure that filter folding and time division multiplexing greatly reduces the number of resources required versus lower performance FPGA devices.
Learn more about Filters Transforms IP core
The digital implementation in 16nm FinFET versus 65nm (typically used for analog RF components) results in more than 10Ã area reduction and 4Ã power reduction. Xilinx has innovated ideal design solutions to implement power integrity, digital calibration loops for high precision, and robust isolation strategies.
Here's how to use FPGAs as co-, pre-, and post-processing hardware acceleration solutions for video and imaging.
Design-level security features in 90nm non-volatile Spartan-3AN FPGAs from Xilinx address the issues of overbuilding, cloning, and reverse engineering.
