AHB Low Power Subsystem - ARM Cortex M0
Silvaco, Inc.
•
HQ:
United States
The AHB Low Power Subsystem is an AMBA® based system that is useful as the basic digital infrastructure for building low power SO…
- ARM
Compare 357 CPU IP Cores from 64 vendors
-
-
Highest code density, Low Power 32-bit Processor with optional DSP
Beyond Semiconductor• HQ: SloveniaThe Beyond BA22 32-bit processor offers the highest code density of any processor in its class, reducing die size and memory requ…
- CPU
- Silicon Proven, in volume production
- Now
-
Sifive, Inc.• HQ: USA
The SiFive® Performance™ P570 Gen 3 brings fully out-of-order support coupled with support for the most comprehensive set of RVA2…
- RISC-V
- 64-bit
-
AXI Performance Subsystem - ARM Cortex A
Silvaco, Inc.• HQ: United StatesThe AXI Performance Subsystem is an AMBA® AXI4 based system that is useful as the digital infrastructure for building SOCs needin…
- ARM
-
Truechip Solutions• HQ: USA
The RI5CY Verification IP provides an effective & efficient way to verify the components interfacing with RI5CY bus of a PULP mic…
- Verification IP
-
Tenstorrent• HQ: Canada
The TT-Ascalon™ is an Out-of-Order, superscalar, 8-wide decode processor based on the RISC-V RVA23 profile, co-designed and optim…
- RISC-V
-
32 Bit - Embedded RISC-V Processor Core
Codasip• HQ: GermanyCodasip® L110 is a 32-bit RISC-V embedded processor, focused on small-area and low-power applications.
- RISC-V
-
Digital Core Design• HQ: Poland
The D68000-CPU32+ soft core is binary-compatible with the industry standard 68000’s CPU32+ version of the 32-bit microcontroller.
- CPU
- now
-
64-bit High performance Quad Core RISC-V Microprocessor
C-DAC• HQ: IndiaVEGA AS4161 features a quad core out-of-order processing engine with a 16-stage pipeline for high performance compute requirement…
- RISC-V
-
64-bit High performance Dual Core Microprocessor
C-DAC• HQ: IndiaVEGA AS2161 features a dual core out-of-order processing engine with a 16-stage pipeline for high performance compute requirement…
- CPU
- FPGA Proven
- Immediate
-
64-bit High performance Single Core Microprocessor
C-DAC• HQ: IndiaVEGA AS1161 features an out-of-order processing engine with a 16 stage pipeline enabling it to meet next gen computational requir…
- CPU
- FPGA Proven
- Immediate
-
64-bit RISC-V Single Core Microprocessor
C-DAC• HQ: IndiaVEGA AS1061 features an in-order processing engine with a 6 stage pipeline enabling it to meet high-performance embedded applicat…
- RISC-V
-
Sifive, Inc.• HQ: USA
The SiFive Performance™ P500 application processor features a thirteen-stage, triple-issue, out-of-order pipeline compatible with…
- RISC-V
- 64-bit
-
Sondrel Ltd• HQ: United Kingdom
SFA 300 is designed to implement scalable processing applications supporting local networking.
- CPU
-
32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN
Andes Technology Corp.• HQ: R.O.CThe 32-bit N45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructi…
- RISC-V
-
High performance Linux-capable processor
Sifive, Inc.• HQ: USAThe SiFive U84 Standard Core is a single-core instantiation of our most scalable out-of-order RISC-V application processor, and i…
- CPU
- Now
- RISC-V ISA
-
Codasip• HQ: Germany
Codasip Studio is a set of Electronic Design Automation (EDA) tools for processor design and customization.
- CPU
- in production
- now
-
High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
T-Head• HQ: ChinaC910 utilizes a 12-stage superscalar pipeline, is compatible with RISC-V architecture, and is enhanced for arithmetic operations,…
- RISC-V
-
Compact High-Speed 32-bit CPU Core with DSP
Andes Technology Corp.• HQ: R.O.CAndesCore™ D25F is a 32-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology, it is capable of…
- CPU
-
Low-power 32-bit RISC-V processor
CSEM• HQ: SwitzerlandThe icyflex-V 32-bit processor core is based on the RV32IMC open-instruction set architecture (ISA) defined by the RISC-V foundat…
- RISC-V