Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
C-DAC
Category:
CPU
64-bit High performance Single Core Microprocessor
VEGA AS1161 features an out-of-order processing engine with a 16 stage pipeline enabling it to meet next gen computational requir…
Overview
VEGA AS1161 features an out-of-order processing engine with a 16 stage pipeline enabling it to meet next gen computational requirements. The processor also supports single and double precision floating point instructions, and MMU for Linux based applications. AS1161 is optimized for high performance with integrated Instruction Cache, Data Cache and an advanced branch predictor enabling efficient branch execution. Features also include PLIC and vectored interrupts for serving various types of system events. An AXI or AHB interface enables ease of system integration and JTAG debug interface for development support.
Key features
- RISC-V 64G (RV64IMAFD) ISA
- 13-16 stage out-of-order pipeline implementation
- Advanced branch predictor: BTB, BHT, RAS
- Harvard architecture
- Privilege Levels : User-, Supervisor- and Machine-mode
- Fully-featured memory subsystem with Linux support
- Memory Management Unit
- Page-based virtual memory
- Configurable L1 caches
- High-performance IEEE 754-2008 compliant floating-point unit
- Vectored interrupt support
- Platform Level Interrupt Controller
- Up to 127 IRQs
- Low interrupt latency
- AXI4- / ACE, AHB- compliant external interface
- Advanced Integrated Debug Controller
- JTAG compliant interface
- HW/SW breakpoints support
- Debug extension allowing Eclipse debugging via a GDB
- openOCD
- JTAG connection
- Linux compatible
- Zephyr compatible
- FreeRTOS port
Block Diagram
VEGA AS1161 block diagram
Applications
- Media Server
- Single Board Computer
- Storage devices
- Energy Gateway
- Electricity Grid and Distribution
- Building Safety
- Circuit Breaker
- Smart Power Socket, Light Switch
- Networking
- Medical Imaging
- Defibrillator
- Hospital Admission Machine
- Powered Patient Beds
- Vital Signs Monitor
- Biometric access control
- Public Address Systems
What’s Included?
- RTL Source Code
- Test Benches
- Synthesis Scripts
- Product Specification
- User Guide
- Integration Guidelines
Specifications
Identity
Part Number
VEGA AS1161
Vendor
C-DAC
Type
Silicon IP
Videos
VEGA Processors
VEGA Processor Introduction
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
India
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is 64-bit High performance Single Core Microprocessor?
64-bit High performance Single Core Microprocessor is a CPU IP core from C-DAC listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.