The Xilinx LogiCORE™ CORDIC IP implements a generalized coordinate rotational digital computer (CORDIC) algorithm, initially deve…
- Arithmetic Units
Discover DSP and Math IP for digital signal processing, arithmetic acceleration, and compute-intensive algorithms in semiconductor designs. This category includes IP cores optimized for filtering, transforms, vector processing, fixed-point and floating-point computation, and real-time signal manipulation.
Compare DSP and Math IP by processing architecture, supported numeric formats, throughput, latency, programmability, power efficiency, and target application. These IP solutions are widely used in communications, audio, vision, radar, industrial control, AI preprocessing, and embedded compute platforms.
The Xilinx LogiCORE™ CORDIC IP implements a generalized coordinate rotational digital computer (CORDIC) algorithm, initially deve…
The Xilinx® LogiCORE™ IP Convolutional Encoder core can be used in a wide variety of error correcting applications and is typical…
The Xilinx LogiCORE™ Complex Multiplier IP core implements AXI4-Stream compliant, high-performance, optimized complex multipliers…
The Adder/Subtracter IP provides LUT and single DSP48 slice add/sub implementations.
Aliathon’s 2.5Gbps GFP-T Encoder Core provides a flexible, resource-efficient, high-density programmable logic based solution for…
The Zaltys High Data Rate Demodulator (HDRM-D) and the Zaltys Enhanced High Data Rate Demodulator (HDRM-D2) IP cores efficiently …
Viterbi encoding is widely used for satellite and other noisy communications channels.
IP-ALIDCT soft core is the unit to perform the Inverse Discrete Cosine Transform (IDCT).
IP-ALDCT soft core is the unit to perform the Discrete Cosine Transform (DCT).
The Accumulator IP provides LUT and single DSP48 slice accumulation implementations.
Very High Speed 16 State MAP Decoder
This is a very high speed 16 state maximum a posteriori (MAP) soft-in-soft-out (SISO) triple interleaved error control decoder wi…
This is a high speed 16 state maximum a posteriori (MAP) soft-in-soft-out (SISO) error control decoder with log-likelihood-ratio …
The NAND Flash landscape is changing and the Arasan NAND flash management technology is changing with it.
Multiplexer 2x 16 to 1 - XFAB 180nm
Multiplexer 2x 16 to 1 - XFAB 180nm
Binary to One-hot coder, 6bit - XFAB 180nm
Binary to One-hot coder, 6bit - XFAB 180nm
Binary to One-hot coder, 4bit - XFAB 180nm
Binary to One-hot coder, 4bit - XFAB 180nm
RF Counter, 16b - STMicroelectronics 65nm
RF Counter, 16b - STMicroelectronics 65nm
Included with Xilinx ISE Software The BUFT-based Multiplexer Slice IP core supports buses of up to 64 bits wide and 1 to 64 input…
The LD-based Parallel Latch IP core is a latch-based data register with 1 to 64 bits width.
Included with Xilinx ISE Software The BUFE-based Multiplexer Slice IP core supports buses of up to 64 bits wide and 1 to 64 input…