Frank Schirrmeister on Synopsys’ Upgraded Hardware-Assisted Validation Platforms.
Designing chips is hard, but validating them can be harder still. Synopsys has upgraded their Hardware-Assisted Validation platforms, and Karl Freund, Founder and Principle Analyst, Cambrian-AI Research spoke with Frank Schirrmeister Executive Director, Strategic Programs, System Solutions at Synopsys to understand what was announced.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related Videos
- RISC-V Design Innovations with Custom Extensions
- Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO
Latest Videos
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors