Verify Smarter, Not Harder
By Mark Olen, Mentor, a Siemens Business
EETimes (April 1, 2019)
Process technology and verification enjoy a circular and mutually beneficial symbiotic relationship. Improvements in functional verification tools make technology adoption economically viable, and technology advances spawn more complex designs, which demand an increase in sophisticated verification.
Process technology and verification enjoy a circular and mutually beneficial symbiotic relationship. Improvements in functional verification tools make technology adoption economically viable, and technology advances spawn more complex designs, which demand an increase in sophisticated verification.
To keep up with the rapid pace of innovation and rising design and verification complexity, engineering teams need to verify smarter, not harder. New and reimagined technologies and methodologies — including portable stimulus, coverage, and power-aware verification — give them the tools to do so.
Functional verification is the science of validating a representation of a particular chip design targeted for a given technology. This validation must be of a sufficient accuracy and rigor to make the end product economically viable. It can do so by maximizing the likelihood of high-quality, first-silicon working in the end application with the greatest possible number of scenario variants.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- SoC Test and Verification -> How to verify ADSL chips
- SoCs: DSP World, Cores -> New DSP architectures work harder
- SoC not high enough on agenda for mass market
- Analog IP business not likely soon, say DAC panelists
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection