Understanding the Semiconductor Intellectual Property (SIP) Business Process
The FSA's IBWG working group has developed an SIP handbook, which includes an overview of the SIP industry, information on SIP-related products and on evaluating business models, and information on licensing SIP products, among many other things.
Click here to download the full report (Adobe PDF File, 617KB)
TABLE OF CONTENTS
2. Finding SIP and Related Products
3. Evaluating Business Models
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Intellectual Property Reuse – A New Business Model
- Intellectual property adolescence
- Designers find tools, intellectual property wanting
- Special Report: Intellectual Property
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety