Temperature Sensors for ASICs
By AsicNorth
Today’s electronics devices interface more than ever with the real world through various sensors. A key factor in the performance of integrated circuits is temperature, whether that be the temperature of the environment or the temperature of the silicon. As a result, IC designs must be capable of monitoring temperature; however, temperature sensing circuitry has complexities that cannot be trivialized.
One strategy is to embed the temperature sensor as part of a semiconductor chip (ASIC). These sensors generate electrical signals, like voltage or current, in response to temperature and/or temperature changes and convert the electrical signals into numbers that the ASIC can utilize for feedback.
A system’s operation hinges on the accuracy of an embedded temperature sensor‘s measurements. Therefore, choosing the correct integrated temperature sensor IP for your device is critical to your successful hardware designs.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Risks and Precautions to take care while using On-Chip temperature sensors in Safety critical automotive applications
- SoC Test and Verification -> Modular ASICs ease test problems
- New programmable processors will displace ASICs in communications designs, says CEO
- Tools For Reprogrammability -> Programmable ASICs to reduce costs
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework