Temperature Sensors for ASICs
By AsicNorth
Today’s electronics devices interface more than ever with the real world through various sensors. A key factor in the performance of integrated circuits is temperature, whether that be the temperature of the environment or the temperature of the silicon. As a result, IC designs must be capable of monitoring temperature; however, temperature sensing circuitry has complexities that cannot be trivialized.
One strategy is to embed the temperature sensor as part of a semiconductor chip (ASIC). These sensors generate electrical signals, like voltage or current, in response to temperature and/or temperature changes and convert the electrical signals into numbers that the ASIC can utilize for feedback.
A system’s operation hinges on the accuracy of an embedded temperature sensor‘s measurements. Therefore, choosing the correct integrated temperature sensor IP for your device is critical to your successful hardware designs.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- Risks and Precautions to take care while using On-Chip temperature sensors in Safety critical automotive applications
- Seven Powerful Reasons Why Menta eFPGA Is the Clear Choice for A&D ASICs
- SoC Test and Verification -> Modular ASICs ease test problems
- New programmable processors will displace ASICs in communications designs, says CEO
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing