Tap into the advantages of a scalable OFDMA engine for WiMAX
Lawrence Rigby, Altera Corporation
Nov 07, 2006 (7:30 PM), CommsDesign
A scalable orthogonal frequency-division multiple access (OFDMA) engine for mobile worldwide interoperability for microwave access (WiMAX) can be used to accelerate the development of mobile broadband wireless networks based on the IEEE 802.16 standard.
Scalable OFDMA is a key technology behind mobile WiMAX and is widely regarded as an enabling technology for future broadband wireless protocols including the 3GPP and 3GPP2 long term evolution standards.
The scalable OFDMA engine should possess the following features:
- Support for 128, 512, 1K, and 2K FFT sizes to address variable bandwidths from 1.25 to 20 MHz
- Support for both downlink partial usage of subchannels (PUSC) and full usage of subchannels (FUSC) and uplink PUSC mandatory schemes
- Support for both fixed and variable pilots and runtime configurable cyclic prefix insertion
- Highly parameterizable design
- Optimized for efficient use of FPGA device resources
Related Semiconductor IP
- OFDM - Orthogonal Frequency Division Multiplexing
- High Throughput Rate OFDM Baseband PHY Processor
- OFDM Analog Front End(AFE) , UMC 55nm LP Low-K Logic Process
- OFDM Analog Front End(AFE) , UMC 55nm LP Low-K Logic Process
- OFDM AFE using UMC 55nm eFlash Process
Related Articles
- Implementing an FPGA-based scalable OFDMA engine for WiMAX
- The Benefits of a Multi-Protocol PMA
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- A Time for Rebalancing Global Patent Strategies in the Semiconductor Market?
Latest Articles
- A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees