Using switched capacitors to create programmable analog logic blocks in mixed-signal designs
Sachin Gupta, Cypress Semiconductor
EETimes (8/18/2010 2:18 AM EDT)
Any physical system design needs both analog and digital functionality. Achieving a modular, programmable design is crucial for the demanding applications of future, which has led to more and more designs integrating subsystems and using mixed-signal architectures.
Scalability as well as dynamic changes in customer requirements are two of the challenges designers face when implementing a system using fixed-function components. A modular, programmable design helps overcome the issues associated with the porting of designs to different devices at a later stage in a product’s lifecycle.
For these kinds of applications, a programmable design allows a more flexible approach compared to fixed-function implementations. Achieving such flexibility in the analog domain, however, has been a challenge for developers. The use of switched capacitor circuits greatly helps resolve this issue
Switched capacitor blocks are the basic building blocks of a programmable analog solution. They enable the integration of both analog and digital functions onto a single chip and define today’s true system-on-chip (SoC) architectures. Conventional analog signal processing circuits use continuous time circuits consisting of resistors, capacitors and operational amplifiers.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Embedded Systems: Programmable Logic -> Programming enters designer's core
- Embedded Systems: Programmable Logic -> Common gateway networks enable remote programs
- Embedded Systems: Programmable Logic -> FPGAs don remote reprogram habits
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace