Stretching the Dynamic Range of ADCs - A case study
Robert Fifield, RFEL
EETimes (10/9/2012 10:26 AM EDT)
Whether your application is focused on wireless communications or instrumentation, the performance bottleneck is often the dynamic range of the analog-to-digital converter (ADC). Dynamic range is often a key parameter within signal processing systems and a shortfall can limit the quality and range of signals that can be received. The technical progress made on improving this gateway between the analog and digital world has not kept pace with Moore’s law[1] because the challenges are more fundamental than simply reducing transistor sizes. Methods to increase ADC dynamic range are always of interest although each solution often suits particular applications.
As an example of pushing ADC dynamic range beyond what is currently available, the engineers at RFEL were confronted with an application where a customer required an analog-to-digital conversion with a 74dB dynamic range at 800MSPS. Most available ADCs at this rate were typically 52dB, i.e. 8.3 effective number of bits[2] (ENOB). This represented a significant 22dB shortfall, which had to be resolved for the project to be feasible.
Various techniques for extending dynamic range were considered taking into account their advantages and disadvantages:
To read the full article, click here
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- Ultra high-performance low-power ADC
- 10-bit SAR ADC - XFAB XT018
Related Articles
- Inside HDR10: A technical exploration of High Dynamic Range
- Variable-integration-time image sensor for wide dynamic range
- New Applications Areas Driving Higher Dynamic Range Converters
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities