Reducing system complexity by using a single-supply logic-level shifter
By Qadeer A Khan, Oregon State University, and Sanjay K Wadhwa and Kulbhushan Misri, Freescale Semiconductor
Planet Analog -- Jul 01, 2008 (9:56 AM)
VLSI technology is enabling the realization of complex System on Chip (SoC) designs where different parts of a system, such as analog and digital circuits, as well as passive components, are integrated onto a single chip. In such SoCs, different parts of the chip run at different voltages to achieve optimum speed/power ratios, and it is very common to have two or more voltage domains in a single chip. For communication among the different parts of a chip having different supply voltages, level shifters are required to convert the logic signal from one voltage level to the other voltage level. Level shifters are also required at the pad-ring and chip-core interface, where low-voltage logic signals from chip core are shifted to the higher voltage levels at which the pad ring is operating.
Planet Analog -- Jul 01, 2008 (9:56 AM)
VLSI technology is enabling the realization of complex System on Chip (SoC) designs where different parts of a system, such as analog and digital circuits, as well as passive components, are integrated onto a single chip. In such SoCs, different parts of the chip run at different voltages to achieve optimum speed/power ratios, and it is very common to have two or more voltage domains in a single chip. For communication among the different parts of a chip having different supply voltages, level shifters are required to convert the logic signal from one voltage level to the other voltage level. Level shifters are also required at the pad-ring and chip-core interface, where low-voltage logic signals from chip core are shifted to the higher voltage levels at which the pad ring is operating.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- "Chip Level IP" for low power single chip wireless transceivers
- Low Power Bi-directional Level Shifter
- A High Density, High Performance, Low Power Level Shifter
- A Virtual Reality Camera Design with 16 Full HD Video Inputs Sharing a Single DRAM Chip
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM