Silicon platform optimization: A top-down methodology
Rohit Mittal & Anand Konanur
EDN (November 12, 2014)
Recently there has been an explosion of short-range wireless applications. Some well-known examples include NFC payment systems and wireless charging etc. These applications require an interaction of electromagnetic, electrical, and mechanical domains. Unfortunately there is no tool that can solve the complete system efficiently for rapid silicon and system specification. The net effect is that either the silicon is not properly specified or the system needs to be redesigned.
Traditional electrical simulators such as SPICE are effective in solving lumped element equations. However, such tools cannot model EM fields present in sensors, especially when they are embedded in the vicinity of other components and metallic chassis. Other products can solve Maxwell's equations using the FEM (Finite Element Method) but are woefully inefficient in importing transistor parameters. We will present a unified methodology that takes into account the best of both tools to create a tops-down view of the complete system. A representative system is shown but this methodology can be extended to other interdisciplinary optimization problems.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Top-down SoC Design Methodology
- Design for verification methodology allows silicon success
- Implementing Power Management IP for Dynamic and Static Power Reduction in Configurable Microprocessors using the Galaxy Design Platform at 130nm
- Follow the right steps for evaluating platform methodology
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM