Ruggedizing Buck Converters For Space And Other High Radiation Environments
By Nazzareno (Reno) Rossetti, Alphacore
Any off-the-shelf component utilized in a space application will likely degrade and fail prematurely once exposed to the severity of the space environment. But not all is lost, as a wealth of ruggedization techniques are able to meet the challenges of this unforgiving environment. In this article, we review the effect of radiation on passive and active electronic components and the technologies, processes and device techniques that make them radiation-tolerant or radiation-hard. Subsequently we discuss Alphacore’s design of a radiation-hardened dc-dc converter at the heart of a space power management and distribution system. Able to properly function at up to 200 Mrad of TID, the converter can operate within the large hadron collider at CERN, and in space satellite and probe missions.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- CD-PIM: A High-Bandwidth and Compute-Efficient LPDDR5-Based PIM for Low-Batch LLM Acceleration on Edge-Device
- Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework