Putting power forward
Steve Pimpis, AMP Group
EDN (October 06, 2016)
Introduction
Designers of advanced computing systems are no longer able to consider the power supply as a “black box” that can be plugged in at the end of the project. Giving due consideration to power design at an early stage is essential given the growing complexity of server boards, demands for greater power and efficiency, and the need to plan for multiple product generations. On the other hand, engineers also need flexible power solutions in order to respond to system design changes and adopt a platform approach to the power design, which can help streamline future development. The ability to easily configure, control and monitor power delivery functions is a valuable characteristic enabled by digitally configurable power modules.
Pressure on power design
High-performance computer boards such as data-center servers present increasingly complex routing and component-placement challenges as designers seek to maximize data-processing and storage capabilities in the minimum possible area to comply with the standard rack dimensions. With a mix of advanced processors, ASICs and FPGAs that feature large numbers of I/Os and multiple power domains, the PCB can incorporate 20 layers or more for timing-critical high-speed signal traces and power distribution.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Integrated Low Power Verification Suite: The way forward for SoC use-case Verification
- Market Focus: DSP makers' forward spin on the market
- Putting the D Back into Design for Test
- Comparing Current and Emerging CDMA Forward Link PHYs
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices