One processor to rule them all?
Robert Cravotta, Embedded Insights Inc
EDN (October 18, 2012)
This series of articles on processor architectures asks, "Can a single processor architecture do it all, and if so, would it be a good idea?" Part one begins with a brief overview of the processor architecture ecosystem.
Much like Middle-earth in The Lord of the Rings, the ecosystem for embedded and computing systems is home to a diverse population. Instead of elves, dwarves, Hobbits, and humans, all manner of processor architectures inhabit the compute and embedded-processing ecosystem. The various microprocessors, digital signal processors, and microcontrollers implement different optimization choices to meet system designers’ myriad design requirements.
That analogy occurred to me as I read a number of recent articles and public online discussions. Collectively, they ask two questions that implicitly share the same underlying architecture: Are 8-bit processors dying, and is ARM winning the processor war? The articles and discussions all suggest that the ARM architecture will be the one to put the final nail in the coffin of smaller-bit-width microcontrollers and will possibly even crowd out other 32-bit microprocessors in other application spaces. In this rapidly evolving ecosystem, can the ARM architecture become the one to rule them all?
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- Dynamic Margining: The Minima Approach to Near-threshold Design
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Infinite-ISP: An Open Source Hardware Image Signal Processor Platform for all Imaging Needs
- Is there a "one-size fits all" SOC PLL?
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities