One processor to rule them all?
Robert Cravotta, Embedded Insights Inc
EDN (October 18, 2012)
This series of articles on processor architectures asks, "Can a single processor architecture do it all, and if so, would it be a good idea?" Part one begins with a brief overview of the processor architecture ecosystem.
Much like Middle-earth in The Lord of the Rings, the ecosystem for embedded and computing systems is home to a diverse population. Instead of elves, dwarves, Hobbits, and humans, all manner of processor architectures inhabit the compute and embedded-processing ecosystem. The various microprocessors, digital signal processors, and microcontrollers implement different optimization choices to meet system designers’ myriad design requirements.
That analogy occurred to me as I read a number of recent articles and public online discussions. Collectively, they ask two questions that implicitly share the same underlying architecture: Are 8-bit processors dying, and is ARM winning the processor war? The articles and discussions all suggest that the ARM architecture will be the one to put the final nail in the coffin of smaller-bit-width microcontrollers and will possibly even crowd out other 32-bit microprocessors in other application spaces. In this rapidly evolving ecosystem, can the ARM architecture become the one to rule them all?
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Infinite-ISP: An Open Source Hardware Image Signal Processor Platform for all Imaging Needs
- Is there a "one-size fits all" SOC PLL?
- New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM