New survey shows foundry pricing paid by fabless chip companies
New survey shows foundry pricing paid by fabless chip companies
By Semiconductor Business News
May 14, 2001 (7:10 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010514S0103
SAN JOSE -- The Fabless Semiconductor Association today released the results of its first quarterly wafer pricing survey, which shows respondents paying a "fabless weighted average" of $2,569 for wafers processed with 0.25-micron technologies in Q1. The survey covers a range of fabrication technologies, six- and 8-inch diameter substrates, IC-interconnect capabilities, and other aspects of foundry processes. The "fabless weighted average" for more mature 0.80-micron process technologies was $457 per wafer in the first quarter of 2001, according to the survey. The Fabless Semiconductor Association said its "fabless weighted average price" was based solely on the number of wafers booked by fabless chip houses and the amount paid by companies in their most recent purchase order during the quarter. This average can be different than the average sales prices (ASPs) at foundries because ASPs are often calculated with a range of factors, said the trade group. The association did not make a comparison with previous pricing trends since the first-quarter survey was the initial poll conducted by the group. However, the trade association figures it can help fabless chip companies gauge how much they should be expecting to pay for processed wafers in the future. "While there are a few resources for wafer pricing within the semiconductor industry based on the price foundries charge per wafer, no survey focuses specifically on the price that fabless companies are actually paying per wafer," stated Jodi Shelton, executive director, FSA. The FSA's weighted average wafer price for 6-inch (150-mm) substrates was $759, compared to $2,410 for 8-inch (200-mm) wafers.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Articles
- Is foundry broker model the next thing in fabless business?
- Testable SoCs : Every new design is an ESD test chip
- SEMI survey shows '02 fab-tool market to fall 32%
- Fabless start-up companies face myriad operational challenges
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience