Multiband architecture for high-speed SerDes
Christian Weber, Jinjin He, Lizhi Charlie Zhong, and Huaping Liu
EETimes (1/20/2011 3:45 AM EST)
Abstract
As the speed of serializer/deserializer (SerDes) increases (e.g., to 25 Gbps and above), the channel will cause more severe inter-symbol interference. Design of low-complexity transceivers for such high-speed SerDes faces many technical challenges. In this paper, we explore a multiband architecture for a 25 Gbps SerDes, where the channel in each sub-band is approximately frequency flat, eliminating need of an equalizer in the receiver. Since different bands experience different signal attenuations, the power level for each band can be adjusted accordingly to minimize the average transmission power. A multiband transceiver is designed, and analysis and simulation results for various choices of parameters (bands, modulations, etc.) are presented.
To read the full article, click here
Related Semiconductor IP
- 16-Bit xSPI PSRAM Master
- eSPI Controller
- 12-bit Digital-to-Analog Converter
- 30V 0.5A Hysteretic Buck LED Driver
- SpaceWire Node IP core
Related Articles
- How to cut power consumption for high-speed apps with A/D converter architecture
- Meet the SERDES challenge: Design a high-speed serial backplane
- What's in the Future for High-Speed SerDes?
- ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
Latest Articles
- A Time Scaling Theory for Multi-Layer Electronic Systems
- GenAI-Driven Approach to RISC-V Supply Chain Exploration
- HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
- Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
- Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors