Multiband architecture for high-speed SerDes
Christian Weber, Jinjin He, Lizhi Charlie Zhong, and Huaping Liu
EETimes (1/20/2011 3:45 AM EST)
Abstract
As the speed of serializer/deserializer (SerDes) increases (e.g., to 25 Gbps and above), the channel will cause more severe inter-symbol interference. Design of low-complexity transceivers for such high-speed SerDes faces many technical challenges. In this paper, we explore a multiband architecture for a 25 Gbps SerDes, where the channel in each sub-band is approximately frequency flat, eliminating need of an equalizer in the receiver. Since different bands experience different signal attenuations, the power level for each band can be adjusted accordingly to minimize the average transmission power. A multiband transceiver is designed, and analysis and simulation results for various choices of parameters (bands, modulations, etc.) are presented.
To read the full article, click here
Related Semiconductor IP
- Configurable transformer accelerator
- 256 bit per clock LZ4 Decompressor Core
- Multi-world Hardware Isolation for System Security
- Virtual Machine Security with WorldGuard™ Integration
- Open And Secure Distributed Security Architecture
Related Articles
- How to cut power consumption for high-speed apps with A/D converter architecture
- Meet the SERDES challenge: Design a high-speed serial backplane
- What's in the Future for High-Speed SerDes?
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
Latest Articles
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow
- A Heterogeneous Neural Network Accelerator for End-to-End Multitask RF Signal Recognition
- Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge