How designers can survive the embedded multiprocessor revolution
By Simon Davidmann, Imperas
(11/04/07, 09:35:00 PM EST) -- Embedded.com
As Microsoft's Herb Sutter has stated at various occasions - the free lunch is over. On paper the hardware performance improvements continue as normal. To do this, hardware designers, who ran into energy consumption issues a while back, came up with a simple solution and successfully implemented it: instead of increasing clock speed they increased the number of processors.
As a result hardware design can now deliver increased performance based on original roadmap, on first sight satisfying the ever increasing appetite of consumers for more features, more performance at lower cost and lower power consumption.
However, when trying to program these devices, things don't quite add up. Existing, sequential software is unable to unleash the increased performance that the hardware devices offer. Placing software development at a crossroads.
If hardware designers are not able to provide appropriate software development environments that support their devices, the future looks grim. They won't sell any! Without appropriate multiprocessor software development environments programmers will be left out in the cold and will not be able to leverage additional performance offered by Multiprocessor System-on Chips (MPSoCs)
(11/04/07, 09:35:00 PM EST) -- Embedded.com
As Microsoft's Herb Sutter has stated at various occasions - the free lunch is over. On paper the hardware performance improvements continue as normal. To do this, hardware designers, who ran into energy consumption issues a while back, came up with a simple solution and successfully implemented it: instead of increasing clock speed they increased the number of processors.
As a result hardware design can now deliver increased performance based on original roadmap, on first sight satisfying the ever increasing appetite of consumers for more features, more performance at lower cost and lower power consumption.
However, when trying to program these devices, things don't quite add up. Existing, sequential software is unable to unleash the increased performance that the hardware devices offer. Placing software development at a crossroads.
If hardware designers are not able to provide appropriate software development environments that support their devices, the future looks grim. They won't sell any! Without appropriate multiprocessor software development environments programmers will be left out in the cold and will not be able to leverage additional performance offered by Multiprocessor System-on Chips (MPSoCs)
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- System configurations for power systems based on PMBus 1.3
- Interstellar: Fully Partitioned and Efficient Security Monitoring Hardware Near a Processor Core for Protecting Systems against Attacks on Privileged Software
- Chips in Space -- MacSpace, A Record Throughput Multi-Core Processor for Satellites
- Using programmable processor array chips for algorithmic-intensive tasks
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace