A real solution for mixed signal SoC verification
Intrinsix
edadesignline.com (January 07, 2010)
Introduction
As more complex, mixed signal System on Chip (SoC) designs continue to stress verification methodologies and schedules, designers need new approaches in solving today's test challenges. Mixed signal verification presents a unique challenge as the analog portion of the design requires highly accurate, and time consuming, analog simulation (Spice for example).
Furthermore, without a digital representation of the analog design, full digital regression simulations are not possible for the SoC. This is insufficient for verifying connectivity and basic functionality of the integrated SoC at the system level. Intrinsix recently evaluated the Cadence Design Systems' Real Number Modeling (RNM) methodology as a possible solution for achieving efficient mixed signal verification.
Intrinsix is a leading supplier of sigma-delta data converter IP. Many of our customers are using Sigma-Delta Modulator (SDM) technology to develop sensors for automotive, consumer and aerospace applications. All of these designs require similar signal processing.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim
- Ins and Outs of Assertion in Mixed Signal Verification
- Mixed Signal SoC Applications
- It Takes tools to Raise a Programmable Mixed Signal SOC
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM