Megatrends Drive 200mm Fab Renaissance
Strategies to Maximize “More than Moore” Foundry Growth and Profitability
Mike Noonen
7/14/2017 02:31 PM EDT
The past year has seen a resurgent interest in 200mm fabrication. In this paper, I will discuss why this is and answer the question, "Can 200mm fabs have a profitable future?"
I will also share some of my ideas to maximize profitable growth for mature “More than Moore” foundries. These ideas were shaped by my experience at Globalfoundries and managing several fabless companies.
Why the renewed interest in 200mm?
From my experience at Globalfoundries, I realized that leading edge process technology was becoming less and less affordable. This shaped my “Law of Process Scaling Economics.”
Simply put, as transistor scaling advances, development costs climb dramatically, decreasing the number of customers who can afford the technology. These costs are well understood and documented such as fab construction, semi equipment, triple & quadruple patterning, etc. Less understood and recognized are the costs of intellectual property such as cores, memory, interconnect and the associated validation costs.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- High-Performance DSPs -> New Needs and Applications Drive DSPs
- Soc Design -> End-user needs drive product design
- Net-like platforms will drive SoC devices
- Applications drive trend to serial I/O
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing