Low power design is here to stay
How about your existing verification strategy?
By Krishna Balachandran, director of product marketing, Low Power Verification Products, Synopsys Inc.
edadesignline.com (January 06, 2010)
Low power design drivers
Low power design is not new. Extending battery life for mobile devices meant playing design tricks to conserve energy in every possible way. The desire to integrate a system on a chip and reduce overall cost led designers to rapidly adopt advanced manufacturing processes. The move to smaller manufacturing geometries accelerated the need for low power design because of the exponential increase in leakage power from smaller transistors packed in ever larger numbers on a single chip.
Governmental regulations have been a more recent driver. Driven by the popularity of green initiatives, specifications have been standardized for power consumption for almost all household electronic gadgets. The regulations impose limits on how much energy a device can consume when it is idle, which has the far reaching effect of extending low power design to even plugged-in-the wall devices. What is new is that almost all electronic designs are becoming power managed designs. Verification of low power designs, which until recently was a challenge for just a handful of all designs, is fast becoming every designer's problem.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Low Power Design in SoC Using Arm IP
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
- A need for static and dynamic Low Power Verification
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace