The "Long Tail" of FPGAs
Marty Hauff, Altium
EETimes (10/5/2010 7:37 PM EDT)
Since their introduction in the mid-80s, FPGAs have managed to wedge themselves as a fixture into the electronics design landscape. Sitting somewhere between off-the-shelf (OTS) logic, ASICs, OTS processors, and ASSPs, they continue to enjoy growth predictions beyond those of the rest of the semiconductor industry.
The FPGA vendors naturally (and generally) focus on the high-end capabilities of their devices and on continuing to introduce more gates into smaller physical packages at lower prices. But, as with many other sectors and products, there is also a "Long Tail" market for FPGAs lurking in the shadows that opens up new opportunities for electronics designers and their companies.
Popularized by Chris Anderson, the Long Tail refers to market segments characterized by many niche players rather than a few dominant ones. Instead of selling to traditional, high-volume customers, Long Tail marketers focus on making many, small-volume sales that accumulate to form a profitable business model.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- The fixed processor is dead, long live the battery
- FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies
- An FPGA design flow for video imaging applications
- FPGA design from scratch
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing