Is Your Processor IP ISO 26262-Compliant?
Making automotive SoCs functional-safety-aware
Paul Garden
7/21/2014 01:00 PM EDT
The proliferation of electronic systems in automobiles has resulted in the creation of new automotive standards to ensure safety.
The ISO 26262 standard is an adoption of the more general IEC 61508 functional safety standard for electrical/ electronic/ programmable electronic safety-related systems.
ISO 26262 defines functional safety for automotive equipment and addresses possible hazards caused by the malfunctioning of electronic and electrical systems in passenger vehicles. Components of automotive electrical/electronic systems play a critical role in achieving compliance with the ISO 26262 standard.
At every level in the development of safety systems, from the selection of processor IP and the IP development process, to software development and even document creation, there is a need to address functional safety compliance. Understanding the compliance with ISO 26262 from a processor IP perspective, the role of the processor IP, its software, and its documentation can help ease the certification process.
To read the full article, click here
Related Semiconductor IP
- Neuromorphic Processor IP (Second Generation)
- Processor Development Toolset
- Low Power 32-bit Processor
- Nios® V Processor
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications
Related Articles
- RISC-VLIW IP Core for the Airborn Navigation Functional Oriented Processor
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Arteris System IP Meets Arm Processor IP
- Maven Silicon's RISC-V Processor IP Verification Flow
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow