Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
Beyond Semiconductor
Category:
CPU
Low Power 32-bit Processor
Beyond BA21 implements a 32-bit low-power processor that delivers better performance than most processors of its size.
Overview
Beyond BA21 implements a 32-bit low-power processor that delivers better performance than most processors of its size. Designed for deeply-embedded systems or as an auxiliary processor in larger systems, it is an especially effective choice for wireless communication, analog peripherals management, or other mixed-signal functions in energy-and cost-sensitive applications.
This royalty-free 32-bit processor core is binary-compatible with other members of the silicon-proven BA2xTM processor family. Its BA2 instruction set is relatively simple and extremely compact, offering system area and energy savings benefits. Programing is facilitated with the included C/C++ tool chain, Eclipse IDE, architectural simulator, and ported C libraries, RTOSs, and OSs.
This royalty-free 32-bit processor core is binary-compatible with other members of the silicon-proven BA2xTM processor family. Its BA2 instruction set is relatively simple and extremely compact, offering system area and energy savings benefits. Programing is facilitated with the included C/C++ tool chain, Eclipse IDE, architectural simulator, and ported C libraries, RTOSs, and OSs.
Key features
- Low-power 32-bit Processor
- Small silicon footprint (less than 10k gates) for lower leakage and dynamic CPU power
- Two-stage pipeline architecture
- Extreme Code Density for lower instruction fetching energy
- Advanced power management Dynamic clock gating and power shut-off of unused units
- Software- and hardware-controlled clock frequency
- Wake-up on tick timer or external interrupt
- Processing Efficiency
- Up to 2.5 Coremarks/MHz in highest performance configuration
- 125+ MHz on TSMC 65 nm LP
- Optional Processor Units
- Programmable Vectored Interrupt Controller Unit
- Memory Protection Unit
- Timer unit
- Debug unit
- Software PC breakpoints
- Hardware PC breakpoints, hardware data watchpoints
- Single stepping
- Debug control by software or external debugger
- Trace port support
- ROM patching unit
- Floating Point Unit
- Hardware Multiplier/Divider
- Pre-Integrated Subsystems
- Microcontroller peripherals such as GPIO, UART, Real-Time Clock, Timers, I2C, and SPI
- Memory controllers, interconnect IP, and more
Block Diagram
BA21 Low-Power Embedded Processor block diagram
Applications
- Mixed signal embedded processing
- Wireless communications ICs (e.g. Bluetooth, Zigbee, GPS)
- Industrial Microcontrollers
- Wireless, battery-powered, or ultra-low-cost devices
- Housekeeping / helper processor
What’s Included?
- The core is available for ASICs in synthesizable Verilog source code, and includes everything required for successful implementation. The core is delivered with software development tools Windows and Linux, with an Eclipse IDE interface.
Specifications
Identity
Part Number
BA21 Low-Power Embedded Processor
Vendor
Beyond Semiconductor
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Slovenia
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is Low Power 32-bit Processor?
Low Power 32-bit Processor is a CPU IP core from Beyond Semiconductor listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.