Interconnect: Switzerland of IP
Charlie Janac, Arteris
1/25/2016 00:00 AM EST
The IP and EDA industries need an independent, neutral provider of interconnect IP technology to provide a level playing field for other IP companies
The on-chip interconnect is an IP that enables a modern SoC’s internal communication.
From a logic point of view, interconnect IP contains not only all of the logic that handles interfaces to all major IPs in the chip, but it also handles IP protocol conversion, data transport, quality of service, power management implementation, hardware security, debug observability and other functions.
From a physical point of view, the interconnect IP must fit into the “white space” routing channels between the various blocks of a chip, and makes up about 10 percent of the SoC area, yet it integrates with the majority of the IP blocks.
To read the full article, click here
Related Semiconductor IP
- Universal Chiplet Interconnect Express PHY IP - GLOBALFOUNDRIES® 22FDX®
- High-scalable, high-performance Interconnect fabric IP with cache coherence support
- Interconnect fabric IP with cache coherence support
- Universal Chiplet Interconnect Express(UCIe) VIP
- AXI Interconnect
Related Articles
- The Hard Facts about Soft Interconnect IP
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Mission Critical in Auto SoC: Interconnect IP
- Licensing Interconnect IP for Fun & Profit
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities