Interconnect: Switzerland of IP
Charlie Janac, Arteris
1/25/2016 00:00 AM EST
The IP and EDA industries need an independent, neutral provider of interconnect IP technology to provide a level playing field for other IP companies
The on-chip interconnect is an IP that enables a modern SoC’s internal communication.
From a logic point of view, interconnect IP contains not only all of the logic that handles interfaces to all major IPs in the chip, but it also handles IP protocol conversion, data transport, quality of service, power management implementation, hardware security, debug observability and other functions.
From a physical point of view, the interconnect IP must fit into the “white space” routing channels between the various blocks of a chip, and makes up about 10 percent of the SoC area, yet it integrates with the majority of the IP blocks.
To read the full article, click here
Related Semiconductor IP
- AMBA AXI5-Lite Interconnect Verification IP
- AMBA AXI5 Interconnect Verification IP
- AMBA AXI4-Stream Interconnect Verification IP
- AMBA AXI4-Lite Interconnect Verification IP
- AMBA AXI3 Interconnect Verification IP
Related Articles
- The Hard Facts about Soft Interconnect IP
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Mission Critical in Auto SoC: Interconnect IP
- Licensing Interconnect IP for Fun & Profit
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices