Interconnect: Switzerland of IP
Charlie Janac, Arteris
1/25/2016 00:00 AM EST
The IP and EDA industries need an independent, neutral provider of interconnect IP technology to provide a level playing field for other IP companies
The on-chip interconnect is an IP that enables a modern SoC’s internal communication.
From a logic point of view, interconnect IP contains not only all of the logic that handles interfaces to all major IPs in the chip, but it also handles IP protocol conversion, data transport, quality of service, power management implementation, hardware security, debug observability and other functions.
From a physical point of view, the interconnect IP must fit into the “white space” routing channels between the various blocks of a chip, and makes up about 10 percent of the SoC area, yet it integrates with the majority of the IP blocks.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- Universal Chiplet Interconnect Express PHY IP - GLOBALFOUNDRIES® 22FDX®
- High-scalable, high-performance Interconnect fabric IP with cache coherence support
- Interconnect fabric IP with cache coherence support
- Universal Chiplet Interconnect Express(UCIe) VIP
Related Articles
- The Hard Facts about Soft Interconnect IP
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Mission Critical in Auto SoC: Interconnect IP
- Licensing Interconnect IP for Fun & Profit
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing