How to verify control loop design
Steve Sandler, Analytical Engineering, Inc.
EDN (October 30, 2013)
The non-invasive stability assessment is a method that uses an output impedance measurement to accurately determine stability without access to the control loop. The non-invasive stability assessment, whether performed as a physical test or with a circuit simulation, is a fast, simple, and inexpensive means to verify or optimize any control loop design. This measurement is useful in almost all systems, though especially in high-speed, instrumentation, and RF systems. Improving stability reduces noise in a system, allowing better SNR, dynamic range, clock jitter and many other performance characteristics to be enhanced. Issues related to noise can be very difficult to trace and fix. Non-invasive testing is sometimes the only way to single out and eliminate potential stability problems.
As discussed in reference 1, the non-invasive stability assessment involves measuring the output impedance at the output of the regulator or switching converter. The phase margin is then determined mathematically from the characteristics of the output impedance. Following are four items you should know about the non-invasive phase margin measurement.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- How to Verify Complex RISC-V-based Designs
- How to manage changing IP in an evolving SoC design
- How to Elevate RRAM and MRAM Design Experience to the Next Level
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection