How to use FPGAs for quadrature encoder-based motor control applications
By Glen Young, Actel
September 11, 2007 -- pldesignline.com
Precisely tracking speed, acceleration, and position of a motor's rotor is an essential requirement for many motor control applications found in everyday equipment such as fax machines, elevators, and medical equipment. A closed-loop control scheme is able to bring motor feedback information, such as back electromotive force (BEMF) voltage or supply current to the control system. Rotary encoding is a common mechanism for the delivery of accurate speed, acceleration, and position of the motor rotor.
Rotary encoders are commonly deployed in the closed-loop rotor systems used in a wide variety of applications from robotics and high end photographic lenses to opto-mechanical mice and trackballs to rotating radar platforms. A rotary encoder is an electro-mechanical device for converting the angular position of a shaft or axle to a digital code. For many applications and equipment that need to track object location, velocity and accelerations accurately, a rotary encoder offers a cost-effective solution.
Relative and Absolute are two primary types of rotary encoders. A quadrature encoder is in the relative encoder family and is most commonly used in high-speed motor control systems; it also facilitates the ability to determine motor direction.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- How to use FPGAs to develop an intelligent solar tracking system
- How embedded FPGAs fit AI applications
- How to use snakes to speed up software without slowing down the time-to-market?
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace