How to design and verify mixed-signal FPGAs
A 'smart' system design and verification flow for mixed-signal FPGAs helps digital designers overcome the complexities of the analog domain.
By Michael Mertz and Venkatesh Narayanan, Actel
October 04, 2006 -- pldesignline.com
In order to meet the market's increasing demands for higher-performance functionality, smaller system form factors, and the reduction of cost and power, system designers are integrating higher levels of mixed-signal functionality into their system-on-chip (SoC) designs.
As the number of mixed-signal components in these SoC designs increases, basic functional verification becomes critical for early silicon success. Without this, system designers will spend millions of dollars on silicon re-spins, waste precious design and verification resources and quite possibly miss their market window.
Luckily, system designers today have more choices than in the past. It is no longer necessary when designing a mixed-signal system to be limited to mixed-signal ASICs, analog MCUs or discrete components. Mixed-signal FPGAs add a new dimension to the system integration puzzle, improving aspects of system integration, such as total system cost, reliability, reconfigurability, time to market, etc. At its core, this new paradigm – the "programmable system chip" (PSC) – integrates FPGA gates, embedded flash and analog functionality into a single programmable device, offering an ideal low cost path with true programmability, and with which system designers can rapidly design and develop their complex mixed-signal systems.
By Michael Mertz and Venkatesh Narayanan, Actel
October 04, 2006 -- pldesignline.com
In order to meet the market's increasing demands for higher-performance functionality, smaller system form factors, and the reduction of cost and power, system designers are integrating higher levels of mixed-signal functionality into their system-on-chip (SoC) designs.
As the number of mixed-signal components in these SoC designs increases, basic functional verification becomes critical for early silicon success. Without this, system designers will spend millions of dollars on silicon re-spins, waste precious design and verification resources and quite possibly miss their market window.
Luckily, system designers today have more choices than in the past. It is no longer necessary when designing a mixed-signal system to be limited to mixed-signal ASICs, analog MCUs or discrete components. Mixed-signal FPGAs add a new dimension to the system integration puzzle, improving aspects of system integration, such as total system cost, reliability, reconfigurability, time to market, etc. At its core, this new paradigm – the "programmable system chip" (PSC) – integrates FPGA gates, embedded flash and analog functionality into a single programmable device, offering an ideal low cost path with true programmability, and with which system designers can rapidly design and develop their complex mixed-signal systems.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- How to design secure SoCs, Part V: Data Protection and Encryption
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
- How to Verify Complex RISC-V-based Designs
- How to manage changing IP in an evolving SoC design
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM