How soft errors damage vital information
Reuben George, Cypress
EDN (April 09, 2015)
Soft errors are random, non-recurring change of state or transient in semiconductors due to energetic particles interacting with the silicon. As SRAM process technology scales for improved performance, the reduced voltage and shrinking node capacitance makes the SRAM devices more susceptible to soft errors. Soft errors not only corrupt data, but may also lead to loss of function and system critical failures. Industrial controllers, military equipment, networking systems, medical devices, automotive electronics, servers, handheld devices, and consumer applications are vulnerable to the adverse effects of soft errors. An uncorrected soft error can lead to system failures in mission critical applications, such as, implantable medical devices, and high-end security systems used in military and automotive electronics.
The basis of this article is to explain how soft errors occur and how they can cause damage to critical data stored in semiconductor memories. To this end, the article covers the sources of soft errors and the likelihood of their occurrence. It also explains how they impact individual memory cells (each cell stores 1 bit) and cause them to change state. The article will also explore the various sources of soft errors, with techniques to mitigate their impact – both at process level and system level. Lastly it briefly describes how on-chip error-correcting code (ECC) in memories counters the effects of soft errors.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- SRAM soft errors cause hard network problems
- Strategy for reducing soft errors is needed
- Soft errors affect SRAM's future
- Solutions for Soft Errors in System on Chip Designs
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities