High-definition video scaler ASIC development from FPGA
By Wolfgang Hoeflich, Senior Field Applications Engineer, AMI Semiconductor
videsignline.com, September 29, 2006
How a high-definition video scaler ASIC was quickly created using a flexible FPGA-to-ASIC conversion flow. This ensured reproduction of the FPGA functionality and enabled first time fully functional silicon supporting video resolutions up to 1080p.
Consumers are buying ever larger numbers of liquid crystal displays (LCD), plasma and digital light processing (DLP) based systems. As digital displays continue to offer higher resolution capabilities, high quality video scaling is becoming a key feature for the new generation of high definition video sources.
This article details the implementation and verification flows of a high-definition video scaler ASIC implemented in a 0.18um standard cell technology. The Anchor Bay Technology application targets the consumer market space for high-definition video sources (for example, HD-DVD and Blu-ray players). Achieving quick time-to-market was critical for the success of the project, in addition to beating competitive products in cost, features and ease-of-use. An FPGA prototype was used for at-speed verification of all functionality, especially image quality enhancements.
videsignline.com, September 29, 2006
How a high-definition video scaler ASIC was quickly created using a flexible FPGA-to-ASIC conversion flow. This ensured reproduction of the FPGA functionality and enabled first time fully functional silicon supporting video resolutions up to 1080p.
Consumers are buying ever larger numbers of liquid crystal displays (LCD), plasma and digital light processing (DLP) based systems. As digital displays continue to offer higher resolution capabilities, high quality video scaling is becoming a key feature for the new generation of high definition video sources.
This article details the implementation and verification flows of a high-definition video scaler ASIC implemented in a 0.18um standard cell technology. The Anchor Bay Technology application targets the consumer market space for high-definition video sources (for example, HD-DVD and Blu-ray players). Achieving quick time-to-market was critical for the success of the project, in addition to beating competitive products in cost, features and ease-of-use. An FPGA prototype was used for at-speed verification of all functionality, especially image quality enhancements.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Generating High Speed CSI2 Video by an FPGA
- Micros benefit from ASIC heritage
- Meeting the Challenge of Real-Time Video Encoding: Migrating From H.263 to H.264
- Processor Architecture for High Performance Video Decode
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace