HEVC to the rescue
Atul Verma, Texas Instruments
EDN (January 21, 2014)
No longer confined to watching video on a tethered TV set, consumers have an insatiable appetite for video and they want it anytime, anywhere and on any device. Video traffic has grown tremendously over the last several years and thanks to easy accessibility, this trend is likely to continue unabated in the near future.
Cisco Visual Networking Index (VNI) predicts that by 2017, consumer Internet video traffic will constitute 69 percent of all consumer internet traffic. Sustaining this traffic growth without sacrificing user experience will require a network infrastructure upgrade – unless, we can find a way to squeeze more video in existing network bandwidth.
This is where High Efficiency Video Coding (HEVC) comes in. HEVC is a technology which promises to deliver the same quality video as the widely popular H.264 standard but at roughly half the bandwidth. This article will provide a brief overview of this new compression technology and its expected market adoption.
To read the full article, click here
Related Semiconductor IP
- Video CODEC - AV1, HEVC, AVC, VP9 (VP9: Decoder only)
- Video Decoder - AV1, HEVC, AVC, VP9
- Video Decoder - AV1, HEVC, AVC
- Video CODEC - AV1, HEVC, AVC, VP9 (VP9: Decoder only)
- Video Decoder - AV1, HEVC, AVC, VP9
Related Articles
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Connecting the Digital World - The Path to 224 Gbps Serial Links
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Semiconductors and software lead the way to sustainability
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing