HEVC to the rescue
Atul Verma, Texas Instruments
EDN (January 21, 2014)
No longer confined to watching video on a tethered TV set, consumers have an insatiable appetite for video and they want it anytime, anywhere and on any device. Video traffic has grown tremendously over the last several years and thanks to easy accessibility, this trend is likely to continue unabated in the near future.
Cisco Visual Networking Index (VNI) predicts that by 2017, consumer Internet video traffic will constitute 69 percent of all consumer internet traffic. Sustaining this traffic growth without sacrificing user experience will require a network infrastructure upgrade – unless, we can find a way to squeeze more video in existing network bandwidth.
This is where High Efficiency Video Coding (HEVC) comes in. HEVC is a technology which promises to deliver the same quality video as the widely popular H.264 standard but at roughly half the bandwidth. This article will provide a brief overview of this new compression technology and its expected market adoption.
To read the full article, click here
Related Semiconductor IP
- 4K, 4:2:0/4:2:2:/4:4:4, 8/10/12 bit HEVC Decoder
- H.265 HEVC Decoder
- Video CODEC - AV1, HEVC, AVC, VP9 (VP9: Decoder only)
- Video Decoder - AV1, HEVC, AVC, VP9
- HEVC 4Kp60 Decoder, Supports 4:2:2, 10-bit decoding and 150Mbps bitrate
Related Articles
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Semiconductors and software lead the way to sustainability
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Mastering Key Technologies to Realize the Dream - M31 IP Integration Services
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM