Developing a test plan to make your design HDMI 1.4 compliant
By Li Kai, Agilent Technologies Inc.
Embedded.com (04/12/10, 10:43:00 PM EDT)
For the equipment suppliers, the key in HDMI 1.4 testing is to ensure the product's interoperability to achieve excellent customer experience.
The physical layer consists of three pairs of differential data and one pair of differential clock. Test of the physical layer of HDMI consists of test equipment test, cable test and receiving equipment test.
Besides the physical layer, protocol layer and HDMI's additional Ethernet channel and the audio return channel should be also tested.
These tests could better your knowledge of the tested equipment. If this knowledge is obtained in the early phase of design, the corresponding improvement measures can be executed in time.
As an adopter, you must submit your HDMI products to the ATC of HDMI for validation tests, while Agilent could provide you with supports for the commissioning and characteristic tests before validation.
Profiled in this article paper are the high-speed source equipment, cable and the equipment's electrical tests, the protocol, audio and video tests, and subsequently the details of Ethernet and audio return channel tests (for these are all the additional functions).
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs
- Spirit compliant Platform Design using an IP Repository
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- Wireless HDMI with low-latency, lossless H.264 video codec
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace