FPGAs advance, but verification challenges increase
Dave Orecchio, GateRocket
10/18/2010 5:04 AM EDT
If there is one overriding success story in the semiconductor industry at the present time, it’s the exploding use of programmable logic devices (PLDs) in general, and field-programmable gate arrays (FPGAs) in particular.
The current state-of-the-art FPGA devices at the 45/40 nm technology node boast hundreds of thousands of look-up-tables (LUTs), thousands of DSP cores, multi-mega-bits of memory, and thousands of general-purpose input/output (GPIO) pins coupled with a humongous serial I/O bandwidth. These devices are now making their presence felt in a vast range of applications across multiple market segments, including aerospace and defense; automotive, broadcast, and consumer; high-performance computing (HPC); industrial, scientific, and medical; and wired and wireless communications.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- Triple play - How FPGAs can tackle the challenges of network security
- Addressing the new challenges of ASIC/SoC prototyping with FPGAs
- Using FPGAs to solve challenges in industrial applications
- MBIST verification: Best practices & challenges
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities