FPGA testing for DO-254 compliance
Louie De Luna, Aldec DO-254 program manager
EETimes (5/22/2012 4:10 AM EDT)
The stringent design assurance guideline imposed by DO-254 for custom micro-coded devices like FPGAs present significant verification challenges within the avionics community. As the complexity of the FPGA design increases, so does the verification activities needed to satisfy the verification objectives of DO-254. As defined in the guidance, verification process activities may be satisfied through a combination of methods such as peer reviews, simulation analyses and tests. For design assurance level (DAL) A and B, it is critical that all FPGA pin-level requirements are verified through simulation and hardware tests and evidence of results documented and provided.
This article describes several significant challenges that can be encountered when verifying FPGA pin-level requirements during board level testing under DO-254 guidelines. More importantly, this article proposes a methodology that augments board level testing to overcome these challenges.
To read the full article, click here
Related Semiconductor IP
- Time-Sensitive Networking (TSN) End Point DO-254 IP Core
- ARINC 664 (AFDX) End System DO-254 IP Core
- DO-254 compliant MIL-STD-1553B IP core
- ARINC 429 Transmitter DO-254 IP Core
- ARINC 429 Receiver DO-254 IP Core
Related Articles
- Understand and perform testing for MIPI M-PHY compliance
- Capturing a UART Design in MyHDL & Testing It in an FPGA
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
- SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM