Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
By Thorben Schey 1, Khaled Karoonlatifi 2, Michael Weyrich 1 and Andrey Morozov 1
1 Institute of Industrial Automation and Software Engineering, University of Stuttgart, Stuttgart, Germany
2 Advantest Europe GmbH, Boblingen, Germany

Abstract
This paper introduces a novel closed-loop testing methodology for efficient linearity testing of high-resolution Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs). Existing test strategies, including histogram-based approaches, sine wave testing, and model-driven reconstruction, often rely on dense data acquisition followed by offline post-processing, which increases overall test time and complexity. To overcome these limitations, we propose an adaptive approach that utilizes an iterative behavioral model refined by an Extended Kalman Filter (EKF) in real time, enabling direct estimation of capacitor mismatch parameters that determine INL behavior. Our algorithm dynamically selects measurement points based on current model uncertainty, maximizing information gain with respect to parameter confidence and narrowing sampling intervals as estimation progresses. By providing immediate feedback and adaptive targeting, the proposed method eliminates the need for large-scale data collection and post-measurement analysis. Experimental results demonstrate substantial reductions in total test time and computational overhead, highlighting the method's suitability for integration in production environments.
Index Terms — ADC linearity testing, SAR ADC, adaptive test strategy, behavioral modeling, Extended Kalman Filter, real-time estimation, analog mixed-signal
To read the full article, click here
Related Semiconductor IP
- SAR ADC
- 10/12-bit SAR ADC
- SAR ADC
- PVT sensor integrated SAR ADC in 12nm
- 12bit 500Msps High Speed General Purpose SAR ADC IP Core
Related Articles
- UWB Time-interleaved ADC exploiting SAR
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- SoC Test and Verification -> Testing mixed-signal Bluetooth designs
Latest Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- Hardware Mechanisms to Dynamically Throttle AI Performance
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers