Programmable Logic Holds the Key to Addressing Device Obsolescence
Giles Peckham, Xilinx
12/19/2017 00:01 AM EST
The use of programmable devices helps designers not only to address component obsolescence, but also to reduce the cost and complexity of the solution.
Many applications have a long service life — for example those deployed within industrial, scientific and military industries. In these applications, the service life may exceed that of component availability, impacting the ability of the manufacturer to perform repairs or start new production runs. If the obsolete devices are discrete components such as passive devices, replacement parts might be identified more easily.
However, if the component which has been made obsolete is more complex, such as a processor, logic function or microcontroller, then identifying a suitable replacement device is much more complicated. Replacing these more advanced, obsolete components in a design can be very costly, potentially requiring an entire redesign of the electronic hardware and software. The use of programmable devices helps mitigate these impacts allowing designers not only to address the component obsolescence, but also to reduce the cost and complexity of the solution.
To read the full article, click here
Related Semiconductor IP
- Xilinx Virtual Cable
- 25 Gb/s AES-ECB 128/192/256 Crypto Cores
- Xilinx HMC Controller
- Xilinx MicroBlaze Trace Core (XMTC)
- Xilinx Ultra Scale Plus SATA HOST IP
Related Articles
- Meticom: Bridging FPGAs & MIPI-Enabled Devices
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
- Retargeting IP -> Clearing ASIC obsolescence hurdles
- IP Integration - Size Matters! - Reducing the size of a USB 2.0 device core
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace