Demystifying ESL for embedded systems designs
By Shelley Gretlein, National Instruments
Mar 1 2007 (1:00 AM) -- Embedded Systems Design
While the definitions of ESL may vary, the end result should be the same, namely letting system developers analyze their designs at a higher level of abstraction.
A recent Google search on "electronic system level" yielded more than 86,900 results (and growing daily), quickly demonstrating how much information is available on this topic. But despite the abundance of buzz, it's not always easy to find a clearcut explanation of what this design method encompasses and how it applies to embedded systems design. From the broadest perspective, electronic system level (ESL) design consists of tools and methods that enable designers to describe and analyze ICs at a high level of abstraction.
This original definition was targeted at high-end chip designers. If you look at a concept introduced by Wired's Editor in Chief Chris Anderson called "the long tail," these high-end applications fit into the "head" as more high-volume and vertical applications.1 This concept is visualized in Figure 1.
Mar 1 2007 (1:00 AM) -- Embedded Systems Design
While the definitions of ESL may vary, the end result should be the same, namely letting system developers analyze their designs at a higher level of abstraction.
A recent Google search on "electronic system level" yielded more than 86,900 results (and growing daily), quickly demonstrating how much information is available on this topic. But despite the abundance of buzz, it's not always easy to find a clearcut explanation of what this design method encompasses and how it applies to embedded systems design. From the broadest perspective, electronic system level (ESL) design consists of tools and methods that enable designers to describe and analyze ICs at a high level of abstraction.
This original definition was targeted at high-end chip designers. If you look at a concept introduced by Wired's Editor in Chief Chris Anderson called "the long tail," these high-end applications fit into the "head" as more high-volume and vertical applications.1 This concept is visualized in Figure 1.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- NAND Flash memory in embedded systems
- Managing power in embedded applications using dual operating systems
- Minimize leakage power in embedded SoC designs with Multi-Vt cells
- Software forensics for embedded systems developers
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection