Debugging LBIST safe-stating issues
Abhinav Gaur , Amit Bathla & Gaurav Jain (Freescale)
EDN (July 08, 2015)
Logic built-in self test (LBIST) allows hardware to test its own operation. There is no need for any external hardware or test equipment. LBIST is a “must have” feature for safety compliant SoCs. But care must be exercised when using LBIST in a complex SoC.
Concept of LBIST partitioning
The entire SoC is partitioned into various LBIST partitions and a LBIST controller is present for running LBIST on each of these partitions. There is a central controller which controls all these LBIST controllers so that LBIST can be controlled from one point for the entire SoC (otherwise each of the LBIST controller needs to be programmed separately). The central LBIST controller mentioned above has bit mapping for the various options available for LBIST as well as registers for sequencing the LBIST.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Embedded Systems -> Net-centric issues hit OS designer's hot buttons
- Keynoter urges more talk about SoC design issues
- Customized DSP -> VLIW calls for special debugging
- SOC: Submicron Issues -> Vigilance applied early verifies chips
Latest Articles
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²