Configure, Confirm, Ship: Build Secure Processor-Based Systems with Faster Time-to-Market
By Synopsys
Security is a first-order design requirement for processor-based systems. Processor designers implement security functionality directly into the hardware itself to protect the system at its most fundamental layer. System integrators that use processor IP such as Synopsys’ DesignWare® ARC® processors must ensure that they configure and manage the protection and security features correctly, and that they do not introduce vulnerabilities. Evaluating the security of complex, highly combined hardware-software systems and ensuring these systems are free from vulnerabilities is hard. In this white paper, we show how Tortuga Logic’s Radix-S security verification platform with Synopsys’ ARC Processor IP offer a powerful solution for this complex problem. We demonstrate the combined hardware-software security verification by creating an example system comprised of the ARC processor IP and vulnerable software that configures the memory protection unit incorrectly. With the additional capabilities provided by Radix-S, we quickly identify the flaw using pre-existing functional verification infrastructure. Furthermore, we show how system integrators can verify the security of protected debug logic with this technology.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Stitch and ship no longer viable
- Secure updates for FPGA-based systems
- Tech Overhaul: An Ode to Faster Memories
- True Random Number Generators for Truly Secure Systems
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace