CAN FD: Anything But Automotive Only
By Bernd Westhoff, Renesas Electronic Corporation
EETimes (April 22, 2022)
Due to higher bandwidth requirements in the automotive field, the CAN (controller area networking) specification was extended for flexible data–rates with a new iteration known as CAN FD.
CAN offers advantages such as cost, flexibility, and robustness, all of which are very beneficial to non–automotive applications in many fields. The market opportunities are even wider with the CAN FD extension. This article covers the fundamentals of CAN and CAN FD and the different application implementations using varying physical layers or higher layer protocols with CAN as the data link layer.
First, let’s touch on the advantages of CAN over standard serial communication such as RS232 or RS485. Due to CAN’s higher communication speed with error detection, it offers excellent robustness and lower cost.
To read the full article, click here
Related Semiconductor IP
- CAN FD LIGHT BUS CONTROLLER IP
- CAN FD Bus Controller IP
- CAN 2.0/CAN FD IP core
- CAN FD Bus Controller IP
- Configurable CAN Bus Controller with Flexible Data-Rate
Related Articles
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- Can tools keep up with programmable silicon?
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices