Building security into an AI SoC using CPU features with extensions
Marco Ciaffi (Dover Microsystems), John Min (Andes Technology)
embedded.com (April 12, 2021)
With the rapid deployment of artificial intelligence (AI), the focus of AI system on chip (SoC) design has been on building smarter, faster and cheaper devices rather than safer, trusted, and more secure. Matheny is founding director of the Center for Security and Emerging Technology at Georgetown University.
Before we look at how to build security into AI SoCs at silicon level, consider what an AI system is. It comprises three elements:
- an inference engine that processes data, makes decisions, and sends commands;
- training data and a set of weights created during the machine learning phase;
- the physical device that carries out the commands.
For example, a Nest thermostat can set a user’s preferred temperature by analyzing and learning from the user’s behavior. Eventually, it can predict that the user likes to set the temperature 10 degrees cooler at night, and the inference engine will then send a command to the thermostat to lower the temperature at the same time every day.
To read the full article, click here
Related Semiconductor IP
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
- 64-Bit 8-stage superscalar RISC-V processor
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- Compact High-Speed 64-bit CPU for Real-time and Linux Applications
- Efficient 32-bit Processor with Custom Instructions
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models
- Building high performance interrupt responses into an embedded SoC design
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow