Automotive Architectures: Domain, Zonal and the Rise of Central
By Thierry Kouthon, Rambus
EETimes (February 16, 2022)
Electronics first appeared in cars in 1968 when Volkswagen installed an electronic control unit (ECU) in the VW 1600 sedan’s engine to help control fuel injection. Today, automotive electronics are ubiquitous, controlling or assisting with every aspect of the vehicle’s operation and performance. Electronics now account for over 40 percent of a new vehicle’s total cost, having grown from just 18 percent in 2000, according to Deloitte.
Integration of computing technology into every aspect of the car has transformed how automotive OEMs approach design, engineering and manufacturing. Up until the past decade, vehicle electronics used a flat architecture where embedded ECUs operated together in a limited way. The advancement toward connected cars and AVs led to a divergence in how carmakers approached the communication architecture of a vehicle’s electronics.
Concurrently, the introduction of sensors into the vehicle architecture further accelerated the need for greater computing power to process and analyze the resulting data. These new aspects of the vehicle’s brain led to differing design philosophies toward designing modern vehicles, from the domain architecture to newer zonal and central architectures.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- The Rise of RISC-V and ISO 26262 Compliance
- The rise of FPGA technology in High-Performance Computing
- The Challenge of Automotive Hardware Security Deployment
- The Growing Importance of AI Inference and the Implications for Memory Technology
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace