Automating IP Handling in a Multi-Source World
Joe Mallett, Synopsys
EETimes (4/7/2015 09:00 AM EDT)
Companies designing new FPGA-based products are subject to ongoing market pressure to do more with less and achieve higher returns. The result is engineering teams having to deliver more with fewer resources, reduced design tool budgets, and shortened time-lines to get new products to market. This has led companies designing complex FPGAs to move increasingly toward licensing IP cores for the majority of the building blocks comprising their designs instead of building their own custom versions in-house. Selecting the right IP cores is the fundamental challenge of this developing paradigm, and the process of evaluating and presenting it is as important to the purchaser as it is to the developer.
There are many sources of IP cores -- third-party, FPGA vendors, and internally developed -- and being able to import and synthesize these cores is a key requirement.
To read the full article, click here
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Software IP Protection in a Complicated World
- How to manage changing IP in an evolving SoC design
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing